We present a theoretical model for two high-throughput optical logic methodologies, using voltage-induced free-carrier dispersion and stimulated Raman scattering based Zeno switching. Increased computational throughput is achieved by accessing higher switching speeds, optimizing the use of space, and by using multiple wavelengths for parallel processing. The condition of CMOS compatibility is maintained to take advantage of the high-volume, low-cost manufacturing potential of the industry and to help lower each design's spatial footprint (enabled by the high refractive index contrast of silicon-on-insulator waveguides and resonators). Each design is made with the potential of higher-order operations in mind; for their use must not only stand alone, but must also have the ability to incorporate into future all-optical or optoelectronic computational devices.

Additional Metadata
Keywords Applied nonlinear optics, Free-carrier dispersion, Optical computing, Optical logic, Silicon photonics, Stimulated Raman scattering
Persistent URL dx.doi.org/10.1117/12.2251616
Conference Silicon Photonics XII 2017
Gostimirovic, D. (Dusan), & Ye, W.N. (2017). CMOS-compatible optical AND, OR, and XOR gates using voltage-induced free-carrier dispersion and stimulated Raman scattering. In Proceedings of SPIE - The International Society for Optical Engineering. doi:10.1117/12.2251616