2005-12-01
An 80-Mb/s 0.18-μm CMOS analog min-sum iterative decoder for a (32,8,10) LDPC code
Publication
Publication
Presented at the
IEEE 2005 Custom Integrated Circuits Conference (September 2005)
Additional Metadata | |
---|---|
dx.doi.org/10.1109/CICC.2005.1568652 | |
IEEE 2005 Custom Integrated Circuits Conference | |
Organisation | Carleton University |
Hemati, S. (Saied), Banihashemi, A, & Plett, C. (2005). An 80-Mb/s 0.18-μm CMOS analog min-sum iterative decoder for a (32,8,10) LDPC code. Presented at the IEEE 2005 Custom Integrated Circuits Conference. doi:10.1109/CICC.2005.1568652
|