A low power and energy efficient transceiver architecture is introduced. It is implemented on a single chip intended for use in short range radios based on WPAN (IEEE802.15.4) at 2.4GHz. The transmitter is based on a constant envelope modulator built around a dual loop frequency synthesizer coupled through an injection locking mechanism. The core of the dual conversion receiver is realized by reconfiguring the transmitter building blocks. Techniques are presented for tuning the center frequency and bandwidth of the RF filter, as well as generating the required local oscillator frequencies. The transceiver is fabricated in a 0.18-μm standard CMOS process. The receiver achieves -83-dBm sensitivity and -25dBm 1-dB compression point. The transmitter outputs -7-dBm QPSK signal, while carrier phase noise is better than -108-dBc/Hz at 5-MHz offset. Active mode power consumption is 11-mW and 14-mW in receive and transmit modes, respectively, on a 1.6-V supply.

34th European Solid-State Circuits Conference, ESSCIRC 2008
Department of Electronics

Yousefi, R. (Reza), & Mason, R. (2008). A 14-mW 2.4-GHz CMOS transceiver for short range wireless sensor applications. Presented at the 34th European Solid-State Circuits Conference, ESSCIRC 2008. doi:10.1109/ESSCIRC.2008.4681814